

Model Name: 8I915P Duo REV2.01

SHEET	TITLE
01	COVER SHEET
02	BLOCK DIAGRAM
03	BOM & PCB MODIFY HISTORY
04	P4_LGA775_A
05	P4_LGA775_B
06	P4_LGA775_C
07	P4_LGA775_D
08	VCORE POWER
09	GMCH-GRANTS DALE_HOST
10	GMCH-GARNTSDALE_DDR
11	GMCH-GRANTS DALE_PCI E, DMI
12	GMCH-GRANTS DALE_INT VGA
13	GMCH-GRANTS DALE_GND
14	GMCH-GRANTS DALE_PWR
15	DDR CHANNEL A
16	DDR CHANNEL B
17	DDR TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH6 PCI, USB, DMI, LAN
20	ICH6 IDE, GPIO, SATA, CTRL
21	ICH6 VCC, GND
22	CLK GEN

SHEET	TITLE
23	PCI SLOT
24	PCI EXPRESS*1 SLOT
25	ITE8712HX
26	HWMO/FAN/FWH BIOS
27	KB_MS/GAME
28	COM/LPT/FDD
29	(FRONT+REAR)USB/RING/IDE
30	AZALIA CODEC ALC880/CMI9880
31	AUDIO JACK
32	LAN BCM5705E/5751
33	LAN BCM5751
34	ATX POWER CONN.
35	ALL POWER
36	1394 TSB43AB23
37	FRONT PANEL/BZ
38	RAID VIA6410
39	RAID IDE CONNECTOR
40	GPIO TABLE
41	RESET TABLE

 COMPONENT SIDE
 (1 oz. Copper)
 VCC SIDE
 (1 oz. Copper)
 GND SIDE
 (1 oz. Copper)
 SOLDER SIDE
 (1 oz. Copper)

GIGABYTE		
Cover Sheet		
Title	8I915P Duo	
Size	Document Number	Rev
Custom		2.01
Date:	Thursday, April 28, 2005	Sheet 1 of 39

BLOCK DIAGRAM

**INTEL Pentium4
LGA775**

VCCORE = 1.75V / SLEEP: 1.3V
VCC3

PAGE 4, 5, 6, 7

PWM/OTHER POWER

VCCORE = 1.75V (60-110MHZ) / SLEEP: 1.3V
5VSB=12V,+12V,VCC,VCC3,DUAL
VTT_DDR2_5VSTR

PAGE 8, 34, 35

CHANNEL A
DDRII DIMM X 1
DDR DIMM X 1

2_5VSTR = 2.5V(MEMORY,SUSPEND POWER)
VTT_DDR = 1.25V

PAGE 15, 17

CHANNEL B
DDRII DIMM X 1
DDR DIMM X 1

2_5VSTR = 2.5V(MEMORY,SUSPEND POWER)
VTT_DDR = 1.25V

PAGE 16, 17

**GMCH
GRANTS DALE**

VCCORE = 1.75V / SLEEP: 1.3V
2_5VSTR = 2.5V(MEMORY)
VDDQ = 1.5V (AGP POWER 4X, HUBLINK)

PAGE 9, 10, 11, 12, 13, 14

MAA0-14
MAA_CPC1-5
MAB_CPC1-5
MDD0-63
-DQSD0-7
DM0-7

GAD0-31
ADSTB0, ADSTB0-
ADSTB1, ADSTB1-
SBA0-7
SBSTB, SBSTB-
GCBE0-3-
ST0-2

CLOCK GENERATOR

CKVDD = 3.3V

PAGE 22

**PCI EXPRESS
BY 16 PORTS**

VCC3 = 1.5V (ASP POWER IN)
VCC3 = 3.3V
+12V = 12V
3VDUAL = 3.3V
VCC = 5V

PAGE 18

USB PORTS 0~7

VCC = 5V
5VSB = 5V
5VUSB = 5V

PAGE 29

ICH6

VCC25 = 2.5V(I/O, MEMORY, VLINK)
3VDUAL = 3.3V(SUSPEND POWER)
VCC3 = 3.3V
RTCVDD = 3.3V

PAGE 19, 20, 21

HLO-10
CONTROL BUS HUB LINK

IDE Primary

VCC = 5V

PAGE 29

SERIAL ATA

VCC = 5V

PAGE 20

**AC97/Azalia
ALC880/CMI9880**

+12V = 12V
VCC3 = 3.3V
VCC = 5V
AVDD = 5V

PAGE 30

AZALIA
LINK

PCI BUS

**PCI SLOT
PCI EXPRESS SLOT**

+12 = 12V
+12 = 12V
VCC = 5V
VCC3 = 3V
3VDUAL = 3V

PAGE 23, 24

FWH/HWMO

VCC = 5V
VCC3 = 3V

PAGE 26

LAN BCM5721/5751

PAGE 32, 33

LPC BUS

LPC ITE8712HX

VCC = 5V
5VSB = 5V
VBAT = 3V

PAGE 25

1394 IT TSB43AB23

PAGE 36

RAID VIA6410

PAGE 38, 39

I/O PORTS :
COMA COMB LPT PS2 IR FDD

PAGE 27, 28, 29

AUDIO PORTS : FRONT AUDIO
LIN_ OUT LINE_IN MIC
TELE CD_IN AUX_IN

PAGE 31

FRONT PANEL/BZ

VCC = 5V
5VSB = 5V
+12 = 12V
PVCC = 5V

PAGE 37

GIGABYTE			
File	BOM & PCB MODIFY HISTORY		
Size	Document Number	81915P Duo	
Customer			Rev 2.0
Date	Thursday, April 28, 2006	Sheet	2 of 39

Model Name: 8I915P Duo

Version: 2.01

Component value change history

2004/11/22


Data	Change Item	Reason
0.1	RELEASE	
1.0	AUDIO2 CHANGE TO 3RJ+15F/[11NR6-403004-31] -RSMRST阻值R1133=22K --> 1K/6 CLK-GEN VCC3 BC88,BC91 0.1U/6/Y25V --> 1U/6/Y/10V REMOVE PWROK1 CAP C306=100P & C417=33P PWM DR100 200K --> 178K , DR103 1.8K --> 3.3K , DR82 3.3K --> 3.9K , DR111,112,113 28K --> 39.2K DC32,DC36 CHANGE TO 0.01U/6/X/50V/[10CM1-031002-21_10CM1-031002-27] ADD DDRVTT POWER CAP	
10A-PVT	1. L1,L2 10LI2-00100A-01/02/03 --> 10LI2-12100A-01/02/03 2. R563 11K/6/1 --> 20K/6/1 3. R565 1.91K/6/1 --> 1.5K/6/1 4. U23 10HL6-184148-10 --> 10HL6-184148-20	
10B-0202	1. ADD PWM COMP DC28=180P/4/N/50V 2. 加替料U22 SST 49LF003B(10HL4-132003-34) 3. ADD KB MS 替料 10NR6-802006-2A	
20A-0304 20B	1. ADD VT6410 IDE RAID FUNCTION 1. MANUAL包材加入 2. DDR18_OV3電阻修改 3. AUDIO2 : 11NR6-403004-71	
915P Duo Rev2.0		
20A-0322	1. 8I915PL-G Rev2.0 --> 8I915P Duo Rev2.0	ADD VT6410 IDE RAID
PVT	1. R1616 5.36K/6/1 --> 6.8K/6/1 2. Q193 MMBT2222A --> 2N7002	
20B-0322	1. PCB REV2.0 --> Rev2.01 2. Add RN142~RN149 8P4R 33ohm	

Circuit or PCB layout change for next version





PAGE	Change Item	Reason
0.1	EVT	
1.0	PCB 8I915PC DUO Rev0.1 --> 8I915PC DUO Rev1.0 ALL 0ohm resister remove , 注意鋪銅 CHOKER DL2,DL3,DL4 MODIFY FOOTPRINT=CHOKER06U-40A_1PDL LU1 MARVELL8001 VDD15_L & AVDD25_L ADD 100U/DIP ADD USB PROTECT DIODE ITE8712 GPIO MODIFY FOR OVER VOLTAGE & TURBO PIN LU1 MARVELL8001 PIN8,PIN9不要鋪銅,工廠ICT會SHORT PROCHOT THERMAL RESISTOR REMOVE TO PWM MOSFET 背版(ICH6)ICT測試點,保持1.27mm以上 CPU PIN/HI6 , PIN/U3 未LAUOUT TESTPOINT 注意VCC1_5切割 (干擾MCHCLK) BAT SOCKET要改成CO-LAYOUT AUDIO & LAN 之間的AGND,COMP-SOLDER SIDE切開,COMP增加CR32=2.2 ohm PIN HEADER CHECK NEME RULE	
20A-0304	1. ADD VT6410 IDE RAID FUNCTION 2. ADD DDR18V_OV3 3. ADD BAT RB=1Kohm 4. VCC1_5 ADD BC719=0.1U & GATE R1147 5. ADD NEW AVL MOSFET	2.2 --> 4.7/6
915P Duo Rev2.0		
20A-0322	1. 8I915PL-G Rev2.0 --> 8I915P Duo Rev2.0	

GIGABYTE









Title			BOM & PCB MODIFY HISTORY
Size	Document Number	8I915P Duo	
Custom		Rev	2.01
Date:	Thursday, April 28, 2005	Sheet	3 of 39




SP-CAP X 4PCS




GIGABYTE		
Title P4_LGA775-A		
Size Custom	Document Number 81915P Duo	Rev 2.01
Date: Thursday, April 28, 2005	Sheet 4	of 39




GIGABYTE			
P4_LGA775-B			
Title	Document Number	Rev	
Size	81915P Duo	2.01	
Custom			
Date:	Thursday, April 28, 2005	Sheet	5 of 39



www.thuvietinh.com




CPU-SK775(10SC1-D03775-01_10SC1-D03775-02)




CPU-SK775(10SC1-D03775-01_10SC1-D03775-02)








CPU-SK775(10SC1-D03775-01_10SC1-D03775-02)




CPU-SK775(10SC1-D03775-01_10SC1-D03775-02)



GIGABYTE		
VRD 10.1		
Size	Document Number	Rev
Custom	81915P Duo	2.01
Date:	Thursday, April 28, 2005	Sheet 8 of 39



GIGABYTE		
GMCH-HOST		
Title	Document Number	Rev
	81915P Duo	2.01
Size Custom	Date: Thursday, April 28, 2005	Sheet 9 of 39




Trace Length Need < 200mils
Trace Width Need = 5mils
Trace Space Need > 10mils



Trace Length Need < 200mils
Trace Width Need = 5mils
Trace Space Need > 10mils

Trace Length Need < 1.5"
Trace Width Need > 10mils
Trace Space Need > 10mils

GIGABYTE	
Title GMCH-DDR	
Size Custom	Document Number 8I915P Duo
Date: Thursday, April 28, 2005	Sheet 10 of 39
Rev	2.01




For DVO Function 915PC2[10MB1-032915-25]





www.kythuovatvinh.com










When -DDR2DET=0, MTYPE --> 0
 When -DDR2DET=1, MTYPE --> 1



NEW_HS[12SP2-04E003-01_12SP2-04E003-02_12SP2-04E003-03]


GIGABYTE			
Title			
GMCH-INTERNAL VGA			
Size	Document Number	8I915P Duo	
Custom			Rev 2.0
Date:	Thursday, April 28, 2005	Sheet	12 of 39








DG 1.0 change to 180ohm/0805 FB


GIGABYTE			
Title GMCH-PWR			
Size Custom	Document Number	8I915P Duo	
Date: Thursday, April 28, 2005	Sheet	14	of 39
			Rev 2.01



www.kvvinh.com








EXP_A_RXP[0..15] >> EXP_A_RXP[0..15] (11)
 EXP_A_RXN[0..15] >> EXP_A_RXN[0..15] (11)

EXP_A_TXP[0..15] >> EXP_A_TXP[0..15] (11)
 EXP_A_TXN[0..15] >> EXP_A_TXN[0..15] (11)


EXP_A_TXP0	C70	0.1U/6/Y/25V	EXP_A_TXP0C
EXP_A_TXN0	C71	0.1U/6/Y/25V	EXP_A_TXN0C
EXP_A_TXP1	C72	0.1U/6/Y/25V	EXP_A_TXP1C
EXP_A_TXN1	C73	0.1U/6/Y/25V	EXP_A_TXN1C
EXP_A_TXP2	C74	0.1U/6/Y/25V	EXP_A_TXP2C
EXP_A_TXN2	C75	0.1U/6/Y/25V	EXP_A_TXN2C
EXP_A_TXP3	C76	0.1U/6/Y/25V	EXP_A_TXP3C
EXP_A_TXN3	C77	0.1U/6/Y/25V	EXP_A_TXN3C
EXP_A_TXP4	C78	0.1U/6/Y/25V	EXP_A_TXP4C
EXP_A_TXN4	C79	0.1U/6/Y/25V	EXP_A_TXN4C
EXP_A_TXP5	C80	0.1U/6/Y/25V	EXP_A_TXP5C
EXP_A_TXN5	C81	0.1U/6/Y/25V	EXP_A_TXN5C
EXP_A_TXP6	C82	0.1U/6/Y/25V	EXP_A_TXP6C
EXP_A_TXN6	C83	0.1U/6/Y/25V	EXP_A_TXN6C
EXP_A_TXP7	C84	0.1U/6/Y/25V	EXP_A_TXP7C
EXP_A_TXN7	C85	0.1U/6/Y/25V	EXP_A_TXN7C
EXP_A_TXP8	C86	0.1U/6/Y/25V	EXP_A_TXP8C
EXP_A_TXN8	C87	0.1U/6/Y/25V	EXP_A_TXN8C
EXP_A_TXP9	C88	0.1U/6/Y/25V	EXP_A_TXP9C
EXP_A_TXN9	C89	0.1U/6/Y/25V	EXP_A_TXN9C
EXP_A_TXP10	C90	0.1U/6/Y/25V	EXP_A_TXP10C
EXP_A_TXN10	C91	0.1U/6/Y/25V	EXP_A_TXN10C
EXP_A_TXP11	C92	0.1U/6/Y/25V	EXP_A_TXP11C
EXP_A_TXN11	C93	0.1U/6/Y/25V	EXP_A_TXN11C
EXP_A_TXP12	C94	0.1U/6/Y/25V	EXP_A_TXP12C
EXP_A_TXN12	C95	0.1U/6/Y/25V	EXP_A_TXN12C
EXP_A_TXP13	C96	0.1U/6/Y/25V	EXP_A_TXP13C
EXP_A_TXN13	C97	0.1U/6/Y/25V	EXP_A_TXN13C
EXP_A_TXP14	C98	0.1U/6/Y/25V	EXP_A_TXP14C
EXP_A_TXN14	C99	0.1U/6/Y/25V	EXP_A_TXN14C
EXP_A_TXP15	C100	0.1U/6/Y/25V	EXP_A_TXP15C
EXP_A_TXN15	C101	0.1U/6/Y/25V	EXP_A_TXN15C






GIGABYTE



PCI EXPRESS * 16

Title	PCI EXPRESS * 16		Rev
Size	Document Number	81915P Duo	2.01
Custom			
Date:	Thursday, April 28, 2005	Sheet	18 of 39



DMI Connection Note
 GMCH TX Pin Need Connect to ICH6 RX Pin
 ICH6 TX Pin Need Connect to GMCH RX Pin







CLR CMOS: 1-2

SHORT	CLEAR CMOS
OPEN	NORMAL

P.D resistor For
82562 only

CLR_CMOS PH1*2

SHORT	CLEAR CMOS
OPEN	NORMAL




GIGABYTE

Title: **ICH6-IDE, SATA, GPIO, CTRL**

Size Custom Document Number **81915P Duo** Rev **2.01**

Date: Thursday, April 28, 2005 Sheet 20 of 39


Need Change to X5R or X7R type




U19F		
A1	VSS1	G21
A12	VSS2	G7
A15	VSS3	G9
A19	VSS4	H23
A21	VSS5	H23
A23	VSS6	H26
A26	VSS7	H27
A4	VSS8	J23
A7	VSS9	J24
A9	VSS10	J25
AA11	VSS11	J4
AA13	VSS12	K1
AA16	VSS13	K23
AA4	VSS14	K26
AB1	VSS15	K27
AB10	VSS16	K7
AB19	VSS17	L13
AB2	VSS18	L15
AB7	VSS19	L23
AB9	VSS20	L24
AC10	VSS21	L25
AC12	VSS22	M12
AC22	VSS23	M13
AC23	VSS24	M14
AC24	VSS25	M15
AC26	VSS26	M16
AC3	VSS27	M23
AC6	VSS28	M26
AD1	VSS29	M27
AD10	VSS30	M4
AD15	VSS31	N1
AD18	VSS32	N11
AD2	VSS33	N12
AD20	VSS34	N13
AD3	VSS35	N14
AE10	VSS36	N15
AE11	VSS37	N16
AE12	VSS38	N17
AE2	VSS39	N7
AE21	VSS40	P12
AE25	VSS41	P13
AE6	VSS42	P14
AE7	VSS43	P15
AF1	VSS44	P16
AF12	VSS45	P22
AF26	VSS46	R11
AF3	VSS47	R12
AF7	VSS48	R13
AG9	VSS49	R14
AG12	VSS50	R15
AG14	VSS51	R16
AG17	VSS52	R17
AG20	VSS53	R23
AG22	VSS54	R24
AG3	VSS55	R25
AG7	VSS56	R4
B13	VSS57	T1
B15	VSS58	T12
B19	VSS59	T13
B21	VSS60	T14
B23	VSS61	T15
B25	VSS62	T16
C14	VSS63	T23
C18	VSS64	T26
C20	VSS65	T27
C22	VSS66	T7
C4	VSS67	U13
D1	VSS68	U15
D10	VSS69	U23
D13	VSS70	U24
D14	VSS71	U25
D18	VSS72	U23
D20	VSS73	V26
D22	VSS74	V27
D7	VSS75	V4
E14	VSS76	W1
E15	VSS77	W23
E18	VSS78	W25
E19	VSS79	W7
E26	VSS80	Y23
E17	VSS81	Y26
F19	VSS82	Y27
F22	VSS83	Y6
F4	VSS84	AF10
G1	VSS85	B24
G12	VSS86	W24

GIGABYTE





Title		ICH6-PWR & GND	
Size	Document Number	81915P Duo	
B		Rev 2.01	
Date:	Thursday, April 28, 2005	Sheet	21 of 39





GIGABYTE		
CK410M/GBT_CLK GEN		
8915P Duo		
Size Custom	Document Number	Rev
		2.01
Date:	Thursday, April 28, 2005	Sheet 22 of 39



AD16 / -PIRQ (E-D-C-A) / -REQ0 / -GNT0






GIGABYTE		
PCI SLOT		
Title	Document Number	Rev
	8I915P Duo	2.01
Date:	Thursday, April 28, 2005	Sheet 23 of 39



GIGABYTE


Title		
PCI E SLOT		
Size B	Document Number	Rev
	81915P Duo	2.01
Date:	Thursday, April 28, 2005	Sheet 24 of 39

VCC
R1221 8.2K/6 RTS2-
RTS2- ==LOW CPU FAN 50%
==HIGH 100%





SOUT2	1	VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V
	0	VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V


1.2V or 3.3V tolerance select.
1.2V OUTPUT 接 VTT_GMCH
3.3V OUTPUT 接 3.3V
LPCPD#=VIDVCC




Case Open Circuits
CASE OPEN (N/A)



GBT
IT8712



IR CONNECTOR



GIGABYTE


Title: **LPC I/O**

Size: **81915P Duo**


Rev: **2.01**

Date: Thursday, April 28, 2005 Sheet 25 of 39


TEMP. SENSE



VOLTAGE SENSE




DUAL POWER



CPU/SYS FAN



If use PBSS5240 lpcs : (non airflow)		If use PBSS5240 lpcs : (with airflow)	
CPUFAN_VCC=12V:	Temp=40 deg	CPUFAN_VCC=12V:	Temp=33 deg
CPUFAN_VCC=11V:	Temp=82 deg	CPUFAN_VCC=11V:	Temp=62 deg
CPUFAN_VCC=10V:	Temp=70 deg	CPUFAN_VCC=10V:	Temp=86 deg
CPUFAN_VCC= 9V:	Temp=110 deg	CPUFAN_VCC= 9V:	Temp=117 deg
CPUFAN_VCC= 8V:	Temp>200 deg	CPUFAN_VCC= 8V:	Temp>122 deg





GIGABYTE

Title		
HWM/FAN/C/BIOS		
Size	Document Number	Rev
Custom	8I915P Duo	2.01
Date:	Thursday, April 28, 2005	Sheet 26 of 39

KB/MS




S.P.P.




GIGABYTE

Title		
PS/2 KB & MS		
Size B	Document Number	Rev
	8I915P Duo	2.01
Date:	Thursday, April 28, 2005	Sheet 27 of 37



COMA / COMB



COMA




COMB




www.kythuatvithinh.com


LPT




FLOPPY




FRONT USB1




FRONT USB2




FUSEVCC , GAMEVCC




160MILS




RING IN



IDE/SATA LED



IDE



PRIMARY IDE CONNECTOR

Close to connector

CH4


CH3

GIGABYTE


Title			FRONT/REAR USB CONNECTOR/IDE		
Size Custom	Document Number	8I915P Duo		Rev	2.01
Date:	Thursday, April 28, 2005	Sheet	29	of	39

Filter Cap design:

	Pin-29	Pin-30	Pin-31	Pin-32
ALC655 Rev D	1000pf	1000pf	1uf	Front-MIC2
ALC655 Rev C	1000pf	1000pf	1uf	X
ALC658	X	X	JD4	X
ALC650	1000pf	1000pf	1uf	1uf
ALC850	1000pf	1000pf	JD4	Front-MIC2







BETWEEN AUDIO1 & USB_LAN IN COMPONENT SIDE




Arrangement of Jack detection Pin:


	Pin-45(JD0)	Pin-17(JD1)	Pin-16(JD2)	Pin-40(JD3)	Pin-31(JD4)	Pin-13(JD5)
ALC655	for MIC-IN	for FRONT-OUT	for LINE-IN			
ALC658	for MIC-IN	for UAJ1	for UAJ2	for FRONT-OUT External pull high is needed	for LINE-IN External pull high is needed	
ALC850	for MIC-IN	for Front Pannel OUT	for Front Pannel IN	for FRONT-OUT	for LINE-IN	for SurrBack Out




LINE OUT





MIC




LINE-IN




CD IN



INTEL FRONT AUDIO






SPDIF_IO




GIGABYTE CORP.			
AUDIO OUTPUT, GAME PORT			
Size Custom	Document Number	81915P Duo	Rev 2.01
Date:	Thursday, April 28, 2005	Sheet 31	of 39

ATX POWER CONNECTOR



www.kythuatchinh.com


FWH BIOS



GIGABYTE		
ATX POWER CONNECTOR		
Title	8I915P Duo	
Size B	Document Number	Rev 2.01
Date	Thursday, April 28, 2005	Sheet 32 of 39

Layout Check 注意事項:

1. LU1 PIN129 需下內層GND,至少打 22 VIA
2. 3VDUAL, VCC3, VDD15_L, AVDD25_L 至少走20mil寬,並且電容擺設每兩pin至少放一顆Bypass Cap.
3. X'TAL 25MHz 兩訊號線,TRACE 愈短愈好,線寬12mil
4. MDI正負0-3,TRACE 8:7:8, 每對之間保持 40mil





POWER DECOUPLING CAP.

GIGABYTE			
MARVELL 88E8001			
Title	Document Number	Rev	
	81915P Duo	2.01	
Size Custom			
Date:	Thursday, April 28, 2005	Sheet	34 of 39

INTEL FRONT PANEL


3 PIN POWER LED
LAYOUT PLACE CLOSE
TO F_PANEL



PROCESSOR HOT

(N/A)

如果要用2N7002需注意OP output
Hi時的電壓是否遠大於2V。





asserted at 130 degree (RS2=720 ohm)
deasserted at 115 degree (RS2=1270 ohm)

KA393改為LM358，電源pin改接+12V，Prochot#溫度需重新調整之。

RS2 CLOSE CPU VR MOSFET

www.kythuativinh.com



States for green LED NO1 GPO22 only S1 PROGRAMMING LOW


LED States	ACPI States	GPO28
ON	S1, S3	0
OFF	S0, S5	1

(GPO22 DEFAULT HIGH, main power)

States for a single-color power LED

LED States	ACPI States	GPO25	GPO27	GPO24
OFF	S1, S3, S5	1	1	NO1
Steady Green	S0	1	1	1
Blinking Green	S0(message waiting)	1	B	1




LED States	ACPI States	GPO25	GPO27	GPO22
OFF	S5	1	1	X
Steady Green	S0	1	1	1
Blinking Green	S0(message waiting)	1	B	1
Steady Yellow	S1, S3	1	0	NO1
Blinking Yellow	S1, S3(message waiting)	1	B	NO1



GIGABYTE


















Title: **FRONT PANEL**
 Size Custom: Document Number: **8I915P Duo** Rev: **2.01**
 Date: Thursday, April 28, 2005 Sheet: 35 of 39

ALL INPUT PIN MUST HAVE 0.1 CAPACITOR



IDE RAID

www.lythuatv.vn.com



ICH6 GPIO Table:

NAME	PWR LANE	USAGE	NAME	PWR LANE	USAGE
GPI0	V5REF	M/B ID (-REQ6)	GPI41	VCC3	M/B ID
GPI1	V5REF	-REQ5	GPO48	VCC3	-GNT4
GPI2	V5REF	-PIRQE	GPO49	V-CPUIO	CPUPWOK
GPI3	V5REF	-PIRQF			
GPI4	V5REF	-PIRQG			
GPI5	V5REF	-PIRQH			
GPI6	VCC3	-SLP BTN			
GPI7	VCC3	DUAL BIOS			
GPI8	3VDAUL	-LANWAKE			
GPI9	3VDAUL	-USBOC4			
GPI10	3VDAUL	-USBOC5			
GPI11	3VDAUL	-SMBALT			
GPI12	VCC3	ATX DET			
GPI13	3VDAUL	-LPCPME			
GPI14	3VDAUL	-USBOC6			
GPI15	3VDAUL	-USBOC7			
GPO16	VCC3	CPU OV1 (-GNT6)			
GPO17	VCC3	-GNT5			
GPO18	VCC3	CPU OV2			
GPO19	VCC3	DUAL BIOS			
GPO20	VCC3	BIOS T-BLOCK			
GPO21	VCC3	DUAL BIOS			
GPO23	VCC3	DDR OV0			
GPIO24	3VDAUL	GREEN LED			
GPIO25	3VDAUL	DDR OV1			
GPI26	VCC3	SATA GP0			
GPIO27	3VDAUL	+PWRLED			
GPIO28	3VDAUL	-PWRLED			
GPI29	VCC3	SATA GP1			
GPI30	VCC3	SATA GP2			
GPI31	VCC3	SATA GP3			
GPIO32	VCC3	BIOS WP			
GPIO33	VCC3	AZALIA DET			
GPIO34	VCC3	M/B ID			
GPI40	V5REF	-REQ4			

PWROK/RESET Table:

ITE8712BHX PIN	NET NAME	TARGET
PIN62/-PCIRST1	-PCIE_RST	1. PCI-E * 1 Slot1 2. PCI-E * 1 Slot2 3. PCI-E * 1 Slot3 4. PCI-E * 16 Slot
PIN64/-PCIRST2	-PFMRST2	1. Onboard PCI Lan 2. Onboard 1394 Chip 3. OnBoard FWH
PIN65/-PCIRST3	-PFMRST1	1. Onboard PCI-E Lan 2. Onboard SATA Chip 3. GMCH
PIN115/-PCIRST4	-PFMRST_ -IDERST	Reserved For IDE
PIN63/PWROK1	PWROK1	1. GMCH 2. ICH6 3. 5VDUAL SWITCH 4. DPS CONTROL
PIN109/PWROK2	-THERM	1. ICH6

GIGABYTE THCNOLOGIES , INC.